Content deleted Content added
add warnings; copy editing for correct tense; delete a false reference |
|||
Line 16:
== Technical details ==
In order to increase memory bandwidth, the [[Chip RAM]] data bus was extended to 32-bit width
Lisa (replacing former [[Original Chip Set#Denise|Denise]]) adds support for 8-bit bitplane data fetches, 256 instances of 24-bit palette registers, and for 32-bit data transfer for bitplane graphic and [[Sprite (computer graphics)|sprites]].
The rest of the chipset remains unchanged, as
== See also ==
|