Content deleted Content added
Lifeformnoho (talk | contribs) |
→Decoding of horizontal micro-orders: new section |
||
Line 251:
I'm surprised the 68K is not included in the discussion of horizontal and vertical microcode, as it uses a double layer microcode to map the possible control lines into a smaller index number into the much smaller number of unique control line patterns.
[[Special:Contributions/188.29.165.59|188.29.165.59]] ([[User talk:188.29.165.59|talk]]) 20:29, 8 March 2015 (UTC)
== Decoding of horizontal micro-orders ==
I know of no IBM processor with horizontal microcode in which the micro-orders are not decoded. Typically [[Read-only memory|Read Only Storage]] (ROS) was expensive, and it was cost effective to have a minal amount of encoding of, e.g., register selections, ALU function. Of course, horizontal microcode has more extensive encoding. [[User:Chatul|Shmuel (Seymour J.) Metz Username:Chatul]] ([[User talk:Chatul|talk]]) 16:50, 28 May 2015 (UTC)
|