Bit-serial architecture: Difference between revisions

Revision as of 00:39, 14 August 2015

Revision as of 01:24, 14 August 2015

Line 1:

{{Blacklisted-links|1=

*http://www.fpga-guru.com/files/supercn.pdf

*:''Triggered by <code>\bguru\b</code> on the local blacklist''|bot=Cyberbot II|invisible=false}}

In [[digital logic]] applications, '''bit-serial architectures''' send data one bit at a time, along a single wire, in contrast to [[Parallel transmission|bit-parallel]] [[word (computer architecture)|word]] architectures, in which data values are sent all bits or a word at once along a group of wires.

Line 16 ⟶ 13:

}}</ref>

Often N serial processors will take less FPGA area and have a higher total performance than a single N-bit parallel processor.<ref>

Raymond J. Andraka.

[http://www.fpga-guru.com/files/supercn.pdf "Building a High Performance Bit Serial Processor in an FPGA"].

</ref>

==References==