A Block diagram Language: Difference between revisions

Content deleted Content added
m top: rm misleading wikilink
Line 1:
#REDIRECT [[Category:Hardware description languageslanguage#History]]
<!-- Please do not remove or change this AfD message until the issue is settled -->
{{uncategorized|date=November 2015}}
{{AfDM|page=A Block diagram Language (2nd nomination)|year=2015|month=October|day=20|substed=yes|origtag=afdx|help=off}}
<!-- End of AfD message, feel free to edit beyond this point -->
{{Multiple issues|
{{unreferenced|date= August 2014}}
{{notability|date=August 2008}}
{{COI|date=July 2009}}
}}
 
'''A Block diagram Language (ABL)''' is the graphic companion language of the textual [[hardware description language]] KARL (the KAiserslautern Register Transfer Language, a language at the [[register transfer level]]), which supports [[Structured hardware design]]. It has been authored by [[Reiner Hartenstein]] and jointly implemented by the [[Xputer]] Lab at [[TU Kaiserslautern]] and Guglielmo Girardi at [[CSELT]], Torino, Italy, as the ABLED interactive graphic hardware design editor with automatic interconnect compatibility check. The [[Domino notation]] of ABL is based on structured wiring function primitives and topological notations of KARL and allows interactive interconnect synthesis by module block abutment. A couple of other design tools are based on these calculus-like notations, like ARIANNA (interactive chip floor plan generator, and GENMON from [[CSELT]]), the BACH compiler, an [[ASIC]] Data path module generator, and others.
 
== Literature ==
*G. Girardi, R. Hartenstein, U. Welters: ABLED: a RT level Schematic Editor and Simulator user Interface; International EUROMICRO Symp.; Brussels, Belgium, 1985.
*G. Girardi, R. Hartenstein, U. Welters: KARL (textual) and ABL (graphic) : A User/Designer interface in microelectronics; in (Editor: J. Encarnaçao): ''CAD-Schnittstellen und Datentransfer-Formate im Elektronik-Bereich''; Springer-Verlag, 1986.
*A. Bonomo, G. Bussolino, G. Girardi, M Italiano: From structural RT description to floor plan. ''Microprocessing and Microprogramming'' 21 (1987), pp.&nbsp;569–576.
*A. Bonomo, G. Girardi, A. Lecce, L. Maggiulli: GENMON: a specialized ABL editor for design methodology descriptions; 2nd ABAKUS workshop, Igls, Austria, 1988.
*A. Bonomo, M. Italiano, L. Lavagno, L. Maggiuli, M. Melgara, M. Paolini, I. Stamelos: BACH (Behavioural-Level Automated Compilation of Hardware): An Integrated ASIC Synthesis System; ESPRIT Technical Week, Brussels, Belgium, 1988.
*V. G. Moshnyaga, H. Onodera, K. Tamaru, H. Yasuura: A Language for Designing Data-Path Module Generators; International Design Workshop "Russian Workshop’92", Moscow, Russia, 1992.
*V. G. Moshnyaga, H. Yasuura: A Language for Designing Module Generators; ''Proc. SASIMI’92 - Synthesis and Simulation Meeting and International Exchange'', Kobe, Japan, April 1992.
*M. Ayala-Rincon ''et al.'': Modeling and prototyping dynamically reconfigurable systems for efficient computation of dynamic programming methods by rewriting-logic; ''Proceedings of the 17th symposium on Integrated circuits and system design 2004'', Pernambuco, Brazil, September 7–11, 2004.
*R. Hartenstein: ''Fundamentals of Structured Hardware Design - A Design Language Approach at Register Transfer Level''; North Holland/American Elsevier, Amsterdam/New York, 1977.
*R. Hartenstein: The History of KARL and ABL; in: J. Mermet (editor): Fundamentals and Standards in Hardware Description Languages; Kluwer Academic Publishers, September 1993.
 
== External links ==
* [http://xputers.informatik.uni-kl.de/karl/karl_history_fbi.html The History of KARL and ABL]
 
{{DEFAULTSORT:A Block Diagram Language}}
[[Category:Hardware description languages]]