Content deleted Content added
Line 27:
=== {{anchor|STRIDED}} Strided ===
[[
<ref>{{cite web|title=optimizing for tiling and data locality|url=http://www.cs.utexas.edu/users/mckinley/papers/par-mem-ics-92.pdf}}paper covers loop tiling and implication for parallel code</ref> Some systems with [[DMA]] provided a strided mode for transferring data between subtile of larger 2D arrays and scratchpad memory.<ref>{{cite web|title=Optimal 2D Data Partitioning for DMA Transfers on MPSoCs|url=http://www-verimag.imag.fr/~maler/Papers/dma2dim.pdf}}</ref>
|