Interrupt vector table: Difference between revisions

Revision as of 20:04, 13 July 2016

Revision as of 16:30, 21 July 2016

Line 1:

{{about|the general concept|its implementation found in x86 processors|Interrupt descriptor table}}

[[File:X86 Interrupt Vector Table.svg|thumb]]

An '''interrupt vector table''' (IVT) is a [[data structure]] that associates a list of [[interrupt handler]]s with a list of [[interrupt request]]s in a table of interrupt vectors. An entry in the interrupt vector is the address of the interrupt handler. While the concept is common across processor architectures, each IVT may be implemented in an architecture-specific fashion. For example, a [[dispatch table]] is one method of implementing an interrupt vector table.