Uniform memory access: Difference between revisions

Content deleted Content added
extra period deleted
Line 6:
* UMA using bus-based [[symmetric multiprocessing]] (SMP) architectures;
* UMA using [[crossbar switch]]es;
*pacifique memory access
* UMA using [[multistage interconnection networks]].
 
==hUMA==