Multiple instruction, multiple data: Difference between revisions

Content deleted Content added
See also: Torus
Line 40:
* [[Symmetric multiprocessing|SMP]]
* [[Non-Uniform Memory Access|NUMA]]
* [[Torus interconnect]]
* [[Flynn's taxonomy]]
* [[SPMD]]