Content deleted Content added
m Undid revision 756328885 by 197.243.40.122 (talk) rvv |
|||
Line 6:
* UMA using bus-based [[symmetric multiprocessing]] (SMP) architectures;
* UMA using [[crossbar switch]]es;
* UMA using [[multistage interconnection networks]].
==hUMA==
|