Microcode: Difference between revisions

Content deleted Content added
m Disambiguating links to Core memory (link changed to Magnetic-core memory) using DisamAssist.
Gribnitz (talk | contribs)
m In VLIW/RISC comparison section, replace links to generic articles on "interrupt" & "latency" with the more specifically useful link to the dedicated "interrupt latency" article.
Tag: wikilinks removed
Line 188:
The design trend toward heavily microcoded processors with complex instructions began in the early 1960s and continued until roughly the mid-1980s. At that point the [[RISC]] design philosophy started becoming more prominent.
 
A CPU that uses microcode generally takes several clock cycles to execute a single instruction, one clock cycle for each step in the microprogram for that instruction. Some [[Complex instruction set computer|CISC]] processors include instructions that can take a very long time to execute. Such variations interfere with both [[interrupt_latency|interrupt]] [[latency (engineering)|latency]] and, what is far more important in modern systems, [[pipelining]].
 
When designing a new processor, a [[hardwired control]] RISC has the following advantages over microcoded CISC: