Revision as of 13:35, 14 June 2017 edit Bender the Bot (talk \| contribs) Bots 1,064,377 edits m →Prospects at 45 nm: HTTP→HTTPS for Ars Technica, per BRFA 8 using AWB ← Previous edit		Revision as of 07:34, 10 August 2017 edit undo Jon Kolbert (talk \| contribs) Extended confirmed users, Page movers, File movers, IP block exemptions, New page reviewers, Rollbackers, Template editors 140,312 edits m updated reference link from using http to https Next edit →
Line 145: ====Prospects beyond 45 nm==== Sony, IBM and Toshiba [~~http~~https://www.theregister.co.uk/2006/01/12/ibm_sony_toshiba_32nm_cell/ already announced] to begin work on a Cell as small as 32 nm back in January 2006, but since process shrinks in fabs usually happen on a global and not an individual chip scale, this is to be seen merely as a public commitment to take Cell to 32 nm. IBM could elect to partially redesign the chip to take advantage of additional silicon area in future revisions to make the size small. The Cell architecture already makes explicit provisions for the size of the local store to vary across implementations. A chip-level interface is available to the programmer to determine local store capacity, which is always an exact binary power.

Cell microprocessor implementations: Difference between revisions