Property Specification Language: Difference between revisions

Content deleted Content added
No edit summary
No edit summary
Line 1:
'''Property Specification Language''' is a language [[standard]]ized by [[Accellera]] for specifying [[property|properties]] or [[assertion]]s about [[hardware]] designs. It comes in two flavorsdesigns, one for [[VHDL]] and one for [[Verilog]].
for example
 
'''VHDL'''
[[Joehouse]] - A property for first-time buyers
[[UCR]] - The buyer
[[UCS]] - The seller
[[CR]] - a buyer already caught up in a property chain
[[CS]] - a seller already caught up in a property cahin
[[Boke]] - a property requiring a lot of work
[[Spasm]] - a hard sell
[[Epigeal]] - an property unfit to sell
[[Rasp]] - to convince the buyer to buy an Epigeal
[[TRUD]] - A competitive property firm
[[SBR]] - sabotage against a TRUD
[[Riff]] - long-term customer
WICK - a property infested by the termite ''Solea vulgaris'
 
 
More information is available at