Content deleted Content added
Line 3:
==Read/write conflicts==
Read/write
#Exclusive read exclusive write (EREW)—every memory cell can be read or written to by only one processor at a time
|
Line 3:
==Read/write conflicts==
Read/write
#Exclusive read exclusive write (EREW)—every memory cell can be read or written to by only one processor at a time
|