Address decoder: Difference between revisions

Revision as of 19:31, 23 October 2006

Revision as of 19:40, 23 October 2006

Line 3:

Address decoders are fundamental building blocks for systems that use busses. They are represented in all integrated circuit families and processes and in all standard [[FPGA]] and [[ASIC]] libraries. They are discussed in introductory texbooks in digital logic design.

{{[[Category:ElectronicDigital circuits}}electronics| ]]

{{compu-hardware-stub}}