Content deleted Content added
m Reverted 1 edit by 132.181.65.95 identified as test/vandalism using STiki |
Matthiaspaul (talk | contribs) Minor CE, removed deprecated template parameter |
||
Line 17:
==Phase accumulator==
<!-- linked from redirect [[Phase accumulator]] -->
A binary phase accumulator consists of an N-bit binary [[adder (electronics)|adder]] and a [[hardware register|register]] configured as shown in Figure 1.<ref name="Grzeg"/> Each clock cycle produces a new N-bit output consisting of the previous output obtained from the register summed with the frequency control word (FCW) which is constant for a given output frequency. The resulting output waveform is a staircase with step size <math>\Delta F</math>, the integer value of the FCW.<ref name="ADI"/> In some configurations, the phase output is taken from the output of the register which introduces a one clock cycle [[latency (engineering)|latency]] but allows the adder to operate at a higher clock rate.<ref name="latticeSC"
[[Image:Phase Accum Graph.png|frame|Figure 2: Normalized phase accumulator output]]
Line 44:
where W is the number of bits truncated.
In calculating the [[
:<math>\zeta _{max}=2^{-M} \frac{\pi \mbox{GCD}(\Delta F,2^W)}{\sin \left( \pi \cdot 2^{-P}\mbox{GCD}(\Delta F,2^W) \right)}</math>
Line 56:
===Amplitude truncation spurs===
Another source of spurious products is the amplitude [[Quantization (signal processing)|quantization]] of the sampled waveform contained in the PAC look up table(s). If the number of DAC bits is P, the
AM spur level is approximately equal to −6.02
===Mitigation techniques===
Line 62:
==See also==
* [[Direct digital synthesizer]] (DDS)
* [[Digitally controlled oscillator]] (DCO)
* [[Digital-to-analog converter]] (DAC)
==References==
{{reflist
{{good article}}
|