Content deleted Content added
Mention 8080 as a CPU that has "predefined" interrupt handlers at some fixed locations |
|||
Line 18:
===="Predefined"====
The "predefined" method loads the [[program counter]] (PC) directly with the address of some entry inside the interrupt vector table. The [[jump table]] itself contains executable code. While in principle an extremely short interrupt handler could be stored entirely inside the interrupt vector table, in practice the code at each entry is a single jump instruction that jumps to the full interrupt service routine (ISR) for that interrupt. The Intel [[Intel 8080|8080]]<ref>{{Cite book|url=https://openlibrary.org/books/OL24210843M/Intel_8080_microcomputer_systems_user%27s_manual|title=Intel 8080 Microcomputer Systems User's Manual|last=|first=|date=September 1975|publisher=Intel Corporation|year=|isbn=|___location=|pages=2-11 Interrupt Sequences|oclc=2058546}}</ref>, Atmel AVR<ref>Roger L. Traylor. [http://web.engr.oregonstate.edu/~traylor/ece473/lectures/interrupts.pdf "Interrupts: AVR interrupt servicing"]</ref><ref> Gary Hill. [http://web.csulb.edu/~hill/ee346/Lectures/10%20ATmega328P%20Interrupts.pdf "Atmel AVR Interrupt and Timing Subsystems: ATMEGA328P interrupt vector table"]</ref> and all 8051 and Microchip microcontrollers<ref name="huang">{{cite book |last=Huang |first=Han-Wat |title=Pic Microcontroller: An Introduction to Software and Hardware Interfacing |url=https://books.google.com/books?id=CB9GaAU1dwsC&pg=PA247 |accessdate=22 April 2013 |year=2005 |publisher=Cengage Learning |isbn=978-1-4018-3967-3 |page=247}}</ref> use the predefined approach.
===="Fetch"====
| |||