Content deleted Content added
m HTTP → HTTPS for IEEE Xplore, replaced: http://ieeexplore.ieee.org/document/ → https://ieeexplore.ieee.org/document/ (4) |
m clean up, replaced: IEEE Trans. on → IEEE Transactions on |
||
Line 1:
A '''field-programmable analog array''' ('''FPAA''') is an [[Integrated circuit|integrated circuit device]] containing computational [[Analog signal|analog]] blocks (CAB)<ref>{{cite journal |last1=Hall |first1=Tyson |last2=Twigg |first2=Christopher |last3=Hassler |first3=Paul |last4=Anderson |first4=David |title=APPLICATION PERFORMANCE OF ELEMENTS IN A FLOATING–GATE FPAA |journal=IEEE-ISCAS 2004 |date=2004 |volume=II |pages=
FPAAs usually operate in one of two modes: [[Discrete time and continuous time|''continuous time'' and ''discrete time'']].
*''Discrete-time devices'' possess a [[Clock signal|system sample clock]]. In a [[switched capacitor]] design, all blocks sample their input signals with a [[sample and hold]] circuit composed of a semiconductor switch and a capacitor. This feeds a programmable [[Operational amplifier|op amp]] section which can be routed to a number of other blocks. This design requires more complex [[semiconductor]] construction. An alternative, switched-current design, offers simpler construction and does not require the input capacitor, but can be less accurate, and has lower [[fan-out]] - it can drive only one following block. Both discrete-time device types must compensate for switching noise, aliasing at the system sample rate, and sample-rate limited bandwidth, during the design phase.
*''Continuous-time devices'' work more like an array of [[
Currently there are very few manufactures of FPAAs. On-chip resources are still very limited when compared to that of an FPGA. This resource deficit is often cited by researchers as a limiting factor in their research.
== Development tools ==
{{
=== AnadigmDesigner®2 EDA Software ===
|