Revision as of 17:41, 23 April 2019 edit Ira Leviton (talk \| contribs) Extended confirmed users 358,557 edits m Fixed typos found with Wikipedia:Typo_Team/moss. ← Previous edit		Revision as of 17:02, 22 September 2019 edit undo Monkbot (talk \| contribs) Bots 3,695,952 edits m →Examples: Task 16: replaced (1×) / removed (0×) deprecated \|dead-url= and \|deadurl= with \|url-status=; Tag: AWB Next edit →
Line 6: An example of MIMD system is [[Xeon Phi\|Intel Xeon Phi]], descended from [[Larrabee (microarchitecture)\|Larrabee]] microarchitecture.<ref>http://perilsofparallel.blogspot.gr/2008/09/larrabee-vs-nvidia-mimd-vs-simd.html</ref> These processors have multiple processing cores (up to 61 as of 2015) that can execute different instructions on different data. Most parallel computers, as of 2013, are MIMD systems.<ref>{{cite web\|url=http://software.intel.com/en-us/articles/mimd \|title=Archived copy \|accessdate=2013-10-16 \|~~deadurl~~url-status=~~yes~~dead \|archiveurl=https://web.archive.org/web/20131016215430/http://software.intel.com/en-us/articles/mimd \|archivedate=2013-10-16 ~~\|df=~~ }}</ref> ==Shared memory model==

Multiple instruction, multiple data: Difference between revisions