Content deleted Content added
Line 13:
* [[Static timing analysis]] (STA) – Slowly being superseded by [[statistical static timing analysis]] (SSTA), STA is used to verify if all the logic data paths in the design can work at the intended [[clock frequency]], especially under the effects of [[Process corners|on-chip variation]]. STA is run as a replacement for [[SPICE]], because SPICE simulation's runtime makes it infeasible for full-chip analysis modern designs.
* [[Electromigration]] lifetime checks – To ensure a minimum lifetime of operation at the intended clock frequency without the circuit succumbing to electromigration.
*[[Functional verification|Functional]] Static Sign-off checks – which use search and analysis techniques to check for design failures under all possible test cases; functional static sign-off domains include [[Clock signal|clock]] ___domain crossing, reset ___domain crossing and X-propagation.<ref>{{Cite web|url=https://besttechviews.com/static-sign-off-6-fundamentals-to-maximize-verification-efficiency/|title=Static Sign-off: 6 Fundamentals|last=|first=|date=October 8, 2019|website=BestTech Views|url-status=live|archive-url=|archive-date=|access-date=}}</ref>
== Tools ==
| |||