Background debug mode interface: Difference between revisions

Revision as of 23:34, 9 March 2019

Revision as of 14:08, 16 February 2020

Line 17:

At the start of the next bit time, the host negates the transmission line, and the process repeats. Each bit is communicated in this manner.

In other words, the increasing complexity of today’stoday's software and hardware designs is leading to some fresh approaches to debugging. ''Silicon manufacturers offer more and more on-chip debugging features for emulation of new processors''.

This capability, implemented in various processors under such names as background debug mode (BDM), [[Joint Test Action Group|JTAG]] and on-chip [[In-circuit emulator|in-circuit emulation]], puts basic debugging functions on the chip itself. With a BDM (1 wire interface) or JTAG (standard JTAG) [[debug port]], you control and monitor the microcontroller solely through the stable on-chip debugging services.