Content deleted Content added
m task, replaced: IEEE Journal of Solid State Circuits → IEEE Journal of Solid-State Circuits |
Tags: Mobile edit Mobile app edit Android app edit |
||
Line 24:
==Basic principles of pass transistor circuits==
The pass transistor is driven by a periodic clock signal and acts as an access switch to either charge up or charge down the parasitic capacitance C<sub>''x''</sub>, depending on the input signal V<sub>''in''</sub>. Thus, there is two possible operations , when the clock signal is active (CK = 1) are the logic "1" transfer (charging up the capacitance C<sub>''x''</sub> to a logic-high level) and the logic "0" transfer (charging down the capacitance C<sub>''x''</sub> to a logic-low level). In either case, the output of the depletion load nMOS inverter obviously assumes a logic-low or a logic-high level, depending upon the voltage V<sub>''x''</sub>.
<!-- Needs a diagram and also some further explanation-->
| |||