Programmable interrupt controller: Difference between revisions

Revision as of 13:27, 26 July 2020

Revision as of 05:59, 28 July 2020

Line 1:

{{distinguish| PIC microcontroller }}

{{one source|date=February 2014}}

{{nomore footnotes|date=September 2013}}

In [[computing]], a '''programmable interrupt controller''' ('''PIC''') is a device that helps [[microprocessor]] (or [[CPU]]) to handle [[Interrupt request (PC architecture)|interrupt requests]] (IRQ) coming from multiple different sources (like external I/O devices) which may come (get fired) simultaneously.<ref>{{Cite web|title=Interrupt Controller - an overview {{!}} ScienceDirect Topics|url=https://www.sciencedirect.com/topics/engineering/interrupt-controller|access-date=2020-07-26|website=www.sciencedirect.com}}</ref> It helps to prioritize IRQs so that CPU switches execution to the most appropriate [[interrupt handler]] (ISR) after PIC assertes IRQ's relative priority. Common modes of a PIC include hard priorities, rotating priorities, and cascading priorities.{{Citation needed|date=July 2011}} PICs often allow the cascading of their outputs to inputs between each other. On [[PC architecture]] PIC are typically ebedded into a [[Southbridge (computing)|southbridge chips]] whose internal architecture is defined by chipsets' vendors' standards.

Line 30:

==Further reading==

More information on the Intel APIC can be found in the ''IA-32 Intel Architecture Software Developer's Manual, Volume 3A: System Programming Guide, Part 1, Chapter 10'', freely available on the [[Intel]] website.

==References==

{{Reflist}}

==External links==