Inter-processor interrupt

This is an old revision of this page, as edited by Bubeck (talk | contribs) at 04:07, 21 December 2005 (re-spelling link from coherrency to coherency so it links). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

An Inter-Processor Interrupt (IPC) is a special type of interrupt by which one processor may interrupt another processor in a multiprocessor system. IPCs are typically used to implement a cache coherency synchronization point.

In x86 base systems, an IPC synchronizes the cache and Memory Management Unit (MMU) between processors.

See Also