Wikipedia

Template:User verilog-1

This is an old revision of this page, as edited by WOSlinker (talk | contribs) at 20:11, 28 August 2009 (use userbox-level). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.
verilog-1This user is a beginning Verilog chip designer.
Retrieved from "https://en.wikipedia.org/w/index.php?title=Template:User_verilog-1&oldid=310598875"