No instruction set computing

This is an old revision of this page, as edited by Gorjiara (talk | contribs) at 19:27, 22 June 2007. The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

No-Instruction-Set Technology

This page describes methods and tools that support No-Instruction-Set-Computer (NISC) Technology. NISC is a new architecture and compiler technology for designing custom processors and hardware accelerators.

History

In the past, microprocessor design technology evolved from CISC Complex Instruction Set Computer (CISC) to RISC Reduced Instruction Set Computer (RISC). In the early days of the computer industry, compiler technology did not exist and programming was done in assembly. To make programming easier, computer architects created complex instructions, which were direct representations of high level functions of high level programming languages. Another force that encouraged instruction complexity was the lack of large memory blocks. As compiler and memory technologies advanced, RISC architectures were introduced. RISC architectures need more instruction memory and require a compiler to translate high-level languages to RISC assembly code. Further advancement of compiler and memory technologies leads to emerging VLIW Very Long Instruction Word (VLIW) processors, where compiler controls the schedule of instructions and handles Data_hazard data hazards.

....to be continued


NISC Technology Tools

NISC in CECS UC, Irvine

References

Read more about NISC in Chapter 2 of the following book:

"Designing Embedded Processors: A Low Power Perspective: By: Jeorg Henkel,Sri Parameswaran". Retrieved 2007-06-22.