Inter-processor interrupt

This is an old revision of this page, as edited by 217.236.193.28 (talk) at 18:08, 25 April 2008 (link). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

An inter-processor interrupt (IPI) is a special type of interrupt by which one processor may interrupt another processor in a multiprocessor system. IPIs are typically used to implement a cache coherency synchronization point.

In x86 based systems, an IPI synchronizes the cache and Memory Management Unit (MMU) between processors.

See also