Property Specification Language

This is an old revision of this page, as edited by 82.182.125.190 (talk) at 23:48, 16 September 2005. The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

Property Specification Language is a language standardized by Accellera for specifying properties or assertions about hardware designs. It comes in two flavors, one for VHDL and one for Verilog.

More information is available at