Property Specification Language is a language standardized by Accellera for specifying properties or assertions about hardware designs. The properties can then be simulated or formally verified. It comes in two flavors, one for VHDL and one for Verilog.
More information is available at
 | This programming-language-related article is a stub. You can help Wikipedia by expanding it. |