Property Specification Language

This is an old revision of this page, as edited by Zoe (talk | contribs) at 22:03, 2 October 2005 (Reverted edits by Snowspinner to last version by Aranda56). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

Property Specification Language is a language standardized by Accellera for specifying properties or assertions about hardware designs. The properties can then be simulated or formally verified. It comes in two flavors, one for VHDL and one for Verilog.

More information is available at