Template:User verilog-1

This is an old revision of this page, as edited by Sverre (talk | contribs) at 20:05, 15 March 2006 (Created, based on vhdl-1.). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.
(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)
verilog-1 This user is a beginning Verilog chip designer.