Template:User verilog-1

This is the current revision of this page, as edited by Hyacinth (talk | contribs) at 09:21, 19 October 2012 (-supercat). The present address (URL) is a permanent link to this version.

(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)

verilog-1

This user is a beginning Verilog chip designer.

v t e verilog
Computer language	verilog 0.5 1 2 3 4

Retrieved from "https://en.wikipedia.org/w/index.php?title=Template:User_verilog-1&oldid=518666775"