Property Specification Language

This is an old revision of this page, as edited by 62.252.32.11 (talk) at 17:26, 1 December 2004. The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

Property Specification Language is a language standardized by Accellera for specifying properties or assertions about hardware designs. It comes in two designs, one for VHDL and one for Verilog. for example

VHDL Joehouse - A property for first-time buyers UCR - The buyer UCS - The seller CR - a buyer already caught up in a property chain CS - a seller already caught up in a property cahin Boke - a property requiring a lot of work Spasm - a hard sell Epigeal - an property unfit to sell Rasp - to convince the buyer to buy an Epigeal TRUD - A competitive property firm SBR - sabotage against a TRUD Riff - long-term customer WICK - a property infested by the termite Solea vulgaris'


More information is available at