An example of Differential Manchester encoding, representing logical 0 and 1 by the presence and absence of a transition, respectively. At alternating clock tics, indicated by vertical lines, there are either unconditional transitions (for easy clock recovery, full lines) or transitions conditional on the data (dotted lines). The two signals are amplitude-inverted versions of each other both representing the given data; which one is occurring on the line depends on previous data (including the toggling line when idle).
Sorry, this SVG file is solely a source for re-utilization, editing or printing purposes. Please do not use this graphic within Wikipedia articles! MediaWiki isn't able to render this image correctly. Some details may be missing or look wrong. When you include the image in a Wikipedia or any other Wikimedia project site's page, you may want to use the other file, until the support increases.
This SVG diagram shows a librsvg bug.Bug replaced description: Dotted lines not rendering properly
Licensing
I, the copyright holder of this work, hereby publish it under the following licenses:
Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled GNU Free Documentation License.http://www.gnu.org/copyleft/fdl.htmlGFDLGNU Free Documentation Licensetruetrue
to share – to copy, distribute and transmit the work
to remix – to adapt the work
Under the following conditions:
attribution – You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.
share alike – If you remix, transform, or build upon the material, you must distribute your contributions under the same or compatible license as the original.
New version without the long-criticized bugs (third voltage level at the beginning and at the end, shift of the data by half a bit period) and without distracting representations of clock and data (only meaningful in the context of a hardware implement...