User:COIBot/LinkReports/fpga4student.com

This is an automated report generated by COIBot
If your username appears here, COIBot has had a reason (now or in the past) to pick up a link you have been adding.
  • The link has been reported to e.g. en:Wikipedia talk:WikiProject Spam;
  • The link has been added by someone whose username is very similar to the ___domain being added;
  • The IP related to the link is added by someone with an IP close to the IP of the link.


These reasons why can be found in the blacklist and monitor reasons above the actual records (if they are not there, the link is not monitored/blacklisted anymore).
The reason behind your name will be one of the reasons listed in the reasons why it is monitored/blacklisted. Your appearance there does not mean you have a conflict of interest with adding the link, it may very well be accidental overlap, or a good link which was picked up by the bot accidentally, or a good link which is nonetheless under investigation of the wikiprojects en:Wikipedia:Conflict of interest/Noticeboard or en:Wikipedia:WikiProject Spam


For more information on the working of the bot, see the user page of COIBot. If you have further questions, notify COIBot's maintainer, Dirk Beetstra, or on en:Wikipedia talk:WikiProject Spam.


edit




Users

edit












Additions

edit
  1. 2016-12-25 06:00:15 w:en:User:Fpga4student (talk, contribs, 1) to w:en:Field-programmable gate array (diff, not top edit), link www.fpga4student.com (RXL,Search)
    Flagged for COI: (overlap) Username overlaps with ___domain: 'fpga4student'-'fpga4student.com' = 80% (100/80)
  2. 2017-01-20 06:23:13 w:en:User:155.69.201.36 (talk, contribs, 3) to w:en:Verilog (diff, not top edit), link www.fpga4student.com (RXL,Search)
  3. 2017-01-20 06:25:55 w:en:User:155.69.201.36 (talk, contribs, 3) to w:en:VHDL (diff, not top edit), link www.fpga4student.com (RXL,Search)
  4. 2017-01-20 06:28:53 w:en:User:155.69.201.36 (talk, contribs, 3) to w:en:Field-programmable gate array (diff, not top edit), link www.fpga4student.com (RXL,Search)
  5. 2017-01-21 18:45:52 w:en:User:39.109.206.82 (talk, contribs, 1) to w:en:Field-programmable gate array (diff, not top edit), link www.fpga4student.com (RXL,Search)
  6. 2017-01-23 06:54:35 w:en:User:14.100.136.48 (talk, contribs, 1) to w:en:Field-programmable gate array (diff, not top edit), link www.fpga4student.com/2016/12/what-is-fpga-five-reasons-why-i-love-fpga.html (RXL,Search)
  7. 2017-01-29 01:32:26 w:en:User:155.69.206.23 (talk, contribs, 18) to w:en:VHDL (diff, not top edit), link www.fpga4student.com (RXL,Search)
  8. 2017-01-29 01:35:29 w:en:User:155.69.206.23 (talk, contribs, 18) to w:en:Xilinx ISE (diff, not top edit), link www.fpga4student.com/2016/11/matrix-multiplier-core-design.html (RXL,Search)
  9. 2017-02-04 04:47:00 w:en:User:155.69.206.23 (talk, contribs, 18) to w:en:Flip-flop (electronics) (diff, not top edit), link www.fpga4student.com/2017/02/vhdl-code-for-d-flip-flop.html (RXL,Search)
  10. 2017-02-04 04:48:19 w:en:User:155.69.206.23 (talk, contribs, 18) to w:en:MIPS instruction set (diff, not top edit), link www.fpga4student.com/2017/01/verilog-code-for-single-cycle-MIPS-processor.html (RXL,Search)
  11. 2017-02-04 04:50:08 w:en:User:155.69.206.23 (talk, contribs, 18) to w:en:Microcontroller (diff, not top edit), link www.fpga4student.com/2016/12/a-complete-8-bit-microcontroller-in-vhdl.html (RXL,Search)
  12. 2017-02-04 04:53:05 w:en:User:155.69.206.23 (talk, contribs, 18) to w:en:Matrix multiplication (diff, not top edit), link www.fpga4student.com/2016/12/fixed-point-matrix-multiplication-in-Verilog.html (RXL,Search)
  13. 2017-02-04 09:14:40 w:en:User:155.69.206.23 (talk, contribs, 18) to w:en:Adder (electronics) (diff, not top edit), link www.fpga4student.com/2017/02/verilog-code-for-full-adder.html (RXL,Search)
  14. 2017-02-05 05:50:11 w:en:User:155.69.206.23 (talk, contribs, 18) to w:en:Field-programmable gate array (diff, not top edit), link www.fpga4student.com (RXL,Search)
  15. 2017-02-05 05:51:23 w:en:User:155.69.206.23 (talk, contribs, 18) to w:en:Verilog (diff, not top edit), link www.fpga4student.com/p/verilog-project.html (RXL,Search)
  16. 2017-02-05 05:56:33 w:en:User:Fpgatutorials (talk, contribs, 55) to w:en:Verilog (diff, not top edit), link www.fpga4student.com/p/verilog-project.html (RXL,Search)
  17. 2017-02-05 07:59:25 w:en:User:Fpgatutorials (talk, contribs, 55) to w:en:Verilog (diff, not top edit), link www.fpga4student.com/p/verilog-project.html (RXL,Search)
  18. 2017-02-05 08:05:27 w:en:User:Fpgatutorials (talk, contribs, 55) to w:en:Fpgatutorials/sandbox (diff, not top edit), link www.fpga4student.com/2016/12/what-is-fpga-five-reasons-why-i-love-fpga.html (RXL,Search)
  19. 2017-02-05 08:15:44 w:vi:User:155.69.206.23 (talk, contribs, 18) to w:vi:Field-programmable gate array (diff, not top edit), link www.fpga4student.com (RXL,Search)
  20. 2017-02-05 08:17:09 w:vi:User:155.69.206.23 (talk, contribs, 18) to w:vi:VHDL (diff, not top edit), link www.fpga4student.com/p/vhdl-project.html (RXL,Search)
  21. 2017-02-05 08:18:37 w:vi:User:155.69.206.23 (talk, contribs, 18) to w:vi:Ngôn ngữ mô tả phần cứng (diff, not top edit), link www.fpga4student.com (RXL,Search)
  22. 2017-02-05 08:20:31 w:en:User:Fpgatutorials (talk, contribs, 55) to w:en:Hardware description language (diff, not top edit), link www.fpga4student.com (RXL,Search)
  23. 2017-02-05 08:32:51 w:vi:User:155.69.206.23 (talk, contribs, 18) to w:vi:Flip-flop (diff, not top edit), link www.fpga4student.com/2017/02/vhdl-code-for-d-flip-flop.html (RXL,Search)
  24. 2017-02-05 08:55:18 w:en:User:Fpgatutorials (talk, contribs, 55) to w:en:Verilog (diff, not top edit), link www.fpga4student.com/p/verilog-project.html (RXL,Search)
  • Displayed all 24 additions.