Content deleted Content added
move blockquote to within the citation |
→Pure (true) vector ISA: clarify that MVL need not be 4, by implication, explained later Tags: Mobile edit Mobile web edit Advanced mobile edit |
||
Line 329:
</syntaxhighlight>
This is essentially not very different from the SIMD version (processes 4 data elements per loop if MVL is 4), or from the initial Scalar version (processes just the one). n still contains the number of data elements remaining to be processed, but t0 contains the copy of VL – the number that is ''going'' to be processed in each iteration. t0 is subtracted from n after each iteration, and if n is zero then all elements have been processed.
A number of things to note, when comparing against the Predicated SIMD assembly variant:
| |||