Bit manipulation instructions: Difference between revisions

Content deleted Content added
Explain the PDP-10 byte operations in more detail, mentioning byte pointers. Indicate that the string manipulation instructions use byte pointers as well,and mention the decimal conversion and string editing instructions too. Use {{hyp}} for the hyphens in page numbers in the PDP-10 manual. Note that the string manipulation/decimal conversion/string editing instructions are only in later models (the same (microcoded) KL10-based and KS10-based models).
Intel and AMD (x86): link to GFNI subset
Tags: Mobile edit Mobile web edit Advanced mobile edit
Line 29:
** Population count {{code|popcnt}}
** Bit extract/bit deposit {{code|pext}}/{{code|pdep}}
* The [[AVX-512#Bitwise ternary logic|AVX-512 ternary]] extension includes a [[Bitwise ternary logic instruction]], {{code|vpternlog}}. Also noteworthy is a conflict detection instruction. [[AVX-512#Conflict detection|<code>VPCONFLICTD</code>]]
* Also present in the AVX/[[AVX-512#GFNI]] [[GNFI instruction set|GFNI subset]] is bit-matrix affine transformation and its inverse: {{code|GF2P8AFFINEQB}} is effectively an 8x8 bit-matrix multiply in the [[Galois field]] GF(2^8).<ref>{{cite web | title=GF2P8AFFINEQB — Galois Field Affine Transformation | url=https://www.felixcloutier.com/x86/gf2p8affineqb }}</ref>
* An Intel GNFI technology guide on that AVX/AVX512 GNFI Extension also lists numerous uses including parallel byte-wise set/clear/invert bitmanipulation, 5-bit sign-extension and points out the potential is much greater.<ref name=gfni>{{cite web |title=Galois Field New Instructions (GFNI) Technology Guide |url=https://networkbuilders.intel.com/solutionslibrary/galois-field-new-instructions-gfni-technology-guide |website=networkbuilders.intel.com |language=en}}</ref>
* [[Intel BCD opcodes]]